- .Ultra-Dense Ring-Shaped Racetrack Memory Cache Design.[J]:IEEE Transactions on Circuits and Systems I: Regular Papers,2018,66(1):215 - 225
- .High-Performance in-memory Logic Scheme using Unipolar Switching SOT-MRAM.[C].Palma de Mallorca, Spain:IEEE 22nd International Conference on Nanotechnology (NANO),2022
- .Data Stream Oriented Fine-grained Sparse CNN Accelerator with Efficient Unstructured Pruning Strategy.[C].Irvine, USA:Proceedings of the Great Lakes Symposium on VLSI,2022:243-248
- .A High-Speed CNN Hardware Accelerator with Regular Pruning.[C].Santa Clara, CA, USA:International Symposium on Quality Electronic Design (ISQED),2022
- .Thermosiphon: A thermal aware NUCA architecture for write energy reduction of the STT-MRAM based LLCs.[C].Irvine, CA, USA:IEEE/ACM International Conference on Computer-Aided Design (ICCAD),2017
- .Write Energy Optimization for STT-MRAM Cache with Data Pattern Characterization.[C].Hong Kong, China:IEEE Computer Society Annual Symposium on VLSI (ISVLSI),2018
- .Exploring potentials of NAND-like spintronics MRAM for cache design (Invited).[C].Qingdao, China:IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT),2018
- .An architecture-level cache simulation framework supporting advanced PMA STT-MRAM.[C].Boston, MA, USA:IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH´15),2015
- .Design and Optimization of an Area-efficient SOT-MRAM.[C].Xi'an, China:IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC),2019