Impact Factor:0.8
DOI number:10.1587/elex.20.20220518
Journal:IEICE Electronics Express
Place of Publication:日本
Key Words:adaptive system, direct bitstream evolution, evolvable hardware
Abstract:An efficient design methodology for adaptive system based on
direct configuration bitstream (CB) evolution has been proposed, which
models the relationship between resources and CBs of the field programmable gate array (FPGA), and then generates CBs online according to the models built. The system framework and design methodology have been given and verified on Xilinx Virtex-5 FPGA. Results show that it can implement embedded online self-programming of FPGA’s logic and routing resources via modifying CBs directly; and has lower resources overhead, lesser time consumption, and stronger adaptability than the mainstream evolution approaches.
Indexed by:Journal paper
Discipline:Engineering
Document Type:J
Volume:20
Issue:13
Page Number:1-6
Translation or Not:no
Date of Publication:2023-01-06
Included Journals:SCI
Date of Publication:2023-01-06
Yao Rui
+
Education Level:南京航空航天大学
Alma Mater:南京航空航天大学
Paper Publications
Efficient design methodology for adaptive system based on direct bitstream Evolution
Date of Publication:2023-01-06 Hits: